

**MODELING THE SCHOTTKY BARRIER PROPERTIES OF GRAPHENE
NANORIBBON SCHOTTKY DIODE**

WONG KING KIAT

UNIVERSITI TEKNOLOGI MALAYSIA

MODELING THE SCHOTTKY BARRIER PROPERTIES OF GRAPHENE
NANORIBBON SCHOTTKY DIODE

WONG KING KIAT

A thesis submitted in fulfilment of the
requirements for the award of the degree of
Master of Engineering (Electrical)

Faculty of Electrical Engineering
Universiti Teknologi Malaysia

SEPTEMBER 2014

Dedicated to my beloved family.

ACKNOWLEDGEMENT

First and foremost, I would like to express my sincere gratitude to my research supervisor, Prof. Dr. Razali Ismail for the supervision, guidance and enthusiasm given throughout the progress of this research.

I would also like to express my hearty appreciation to my co-supervisor, Dr. Mohammad Taghi Ahmadi, who has guided me in the academic issues. Thanks for his insightful advice, teaching and encouragement with my research.

I would also like to thank all members in the CONE research group, for providing me information, advice, and guidance regarding this research. Thanks for their kind help and patience with me.

I also like to thank my family who has been so tolerant and supported me all these years. Thanks for their encouragement, love and the emotional support that they have given to me. Finally, my great appreciation is dedicated to all those whom have been involved directly or indirectly with this research.

ABSTRACT

The increasing demand for small sized, low power consumption and high processing speeds have always been the pillars of transistor development. To meet the demands of the transistor, the current trend is to reduce the size of Metal Oxide Semiconductor Field Effect Transistor (MOSFET) into nanoscale regime because size plays an essential role in the performance of transistors. However, the extreme scaling of the size has brought new challenges as the MOSFET reaches its performance limit. In this respect, the Graphene Nanoribbon (GNR), a promising material that holds much potential for the future nanoelectronic devices, is introduced as a new material to overcome the limitation that exists in the conventional MOSFET. In this research, the analytical model of the GNR Schottky diode was presented to analyse the behaviour of metal-GNR interface. The work presents a simple model to analyse the current-voltage characteristic in the function of Schottky barrier properties such as the potential barrier and the Schottky barrier lowering effect of GNR contact. By using the analytical method, the analytical model for depletion region width, potential barrier, Schottky barrier lowering effect and the current-voltage characteristics of the GNR Schottky diode were presented. Besides that, the device structure of the GNR Schottky diode was built using Atomic Toolkit Virtual Nano Lab software to analyse the edge effect of metal-GNR interface. Based on the results, it is found that the potential barrier of GNR contacts is lower than conventional silicon contacts by at least half of it and the metal-Zigzag GNR interface shows promising potential to become interconnect as the interface is able to carry high current density up to 10^9 A/cm². In addition, the proposed current-voltage characteristics model of GNR Schottky diode shows good agreement with experimental data and also with ATK Tools Simulation result.

ABSTRAK

Permintaan tinggi terhadap saiz kecil, penggunaan kuasa yang rendah dan kelajuan pemprosesan yang tinggi merupakan faktor utama dalam pembangunan transistor. Bagi memenuhi permintaan terhadap transistor, trend semasa memerlukan saiz *Metal Oxide Semiconductor Field Effect Transistor* (MOSFET) dikurangkan kerana saiz transistor memainkan peranan penting dalam prestasi transistor. Walau bagaimanapun, mengurangkan saiz transistor secara ekstrem membawa cabaran-cabaran baru ke atas MOSFET yang menghampiri had prestasinya. Oleh itu, *Graphene Nanoribbon* (GNR) suatu bahan yang berpotensi untuk masa hadapan peranti nanoelektronik diperkenalkan untuk mengatasi kelemahan yang wujud pada MOSFET konvensional. Dalam penyelidikan ini, model analisis bagi diod Schottky dibentangkan untuk menganalisa hubungan kait kelakuan logam-GNR. Penyelidikan tersebut membentangkan model yang mudah bagi menganalisis ciri arus-voltan berhubungan dengan ciri-ciri halangan Schottky seperti halangan keupayaan dan kesan pengurangan halangan Schottky bagi permukaan logam-GNR. Dengan menggunakan kaedah analisis, model analisis untuk lebar kawasan susut, halangan keupayaan, kesan pengurangan halangan Schottky dan ciri arus-voltan bagi GNR Schottky diod turut dibentangkan. Di samping itu, struktur peranti bagi GNR Schottky diod turut dibina dengan menggunakan perisian *Atomic Toolkit Virtual Nano Lab* bagi menganalisa kesan peminggiran permukaan logam-GNR. Berdasarkan keputusan, didapati bahawa halangan keupayaan bagi kontak GNR adalah lebih rendah daripada kontak silikon konvensional sebanyak separuh daripadanya dan permukaan logam-*Zigzag* GNR menunjukkan potensi cerah sebagai antara sambungan kerana ia mampu membawa arus ketumpatan yang tinggi sehingga 10^9 A/cm^2 . Selain itu, model ciri-ciri arus-voltan bagi diod Schottky GNR juga menunjukkan hubungan yang serupa dengan data eksperimen dan juga hasil Simulasi ATK Tools.

TABLE OF CONTENTS

CHAPTER	TITLE	PAGE
	DECLARATION	ii
	DEDICATION	iii
	ACKNOWLEDGEMENT	iv
	ABSTRACT	v
	ABSTRAK	vi
	TABLE OF CONTENTS	vii
	LIST OF TABLES	x
	LIST OF FIGURES	xi
	LIST OF SYMBOLS	xiv
	LIST OF ABBREVIATIONS	xvi
	LIST OF APPENDICES	xvii
1	INTRODUCTION	
	1.1 Background	1
	1.2 Problem Statement	4
	1.3 Research Objective	6
	1.4 Research Scope	6
	1.5 Contributions	7
	1.6 Outline of Thesis	8
2	LITERATURE REVIEW	
	2.1 Overview of Quantum Era	9
	2.2 Graphene	12

	2.2.1 Electrical Properties of Graphene	13
	2.2.2 Bandstructure of Graphene	14
	2.3 Graphene Nanoribbon (GNR)	16
	2.3.1 Physical Structure of GNR	16
	2.3.2 Energy Band of GNR	17
	2.3.3 Carrier Statistics of GNR	22
	2.3.3.1 Density of State of GNR	23
	2.3.3.2 Carrier Concentration of GNR	25
	2.3.4 Carrier Velocity of GNR	26
	2.4 Graphene based Schottky Diode	29
	2.4.1 Carbon Nanotube Schottky Diode	29
	2.4.2 Graphene-Silicon Schottky Diode	31
	2.5 Previous Study about Metal-Graphene Material Interface	31
3	RESEARCH METHODOLOGY	
	3.1 Introduction	36
	3.2 Research Flowchart	37
	3.3 Device Modeling	40
	3.4 MATLAB Simulation Software	42
	3.5 Atomistix ToolKit (ATK) Virtual Nano Lab	43
4	MODELING OF SCHOTTKY BARRIER PROPERTIES OF GNR CONTACTS	
	4.1 Introduction	45
	4.2 Depletion Region Width	46
	4.2.1 Modeling of Depletion Region Width	47
	4.2.2 MATLAB Simulation	51
	4.3 Potential Barrier	55
	4.3.1 Modeling of Potential Barrier	55
	4.3.2 MATLAB Simulation	56
	4.4 Schottky Barrier Lowering Effect	59
	4.4.1 Modeling of Schottky Barrier Lowering Effect	60
	4.4.2 MATLAB Simulation	62

5	CURRENT-VOLTAGE CHARACTERISTIC OF GNR SCHOTTKY DIODE	
	5.1 Introduction	67
	5.2 Device Structure of the GNR Schottky Diode	68
	5.3 Current-Voltage Characteristic	70
	5.3.1 Modeling of Current Transport in GNR Schottky Diode	70
	5.3.2 MATLAB Simulation	73
	5.3.3 Current-Voltage Characteristic of the GNR Schottky Diode using ATK Tools Simulation	75
	5.3.3.1 Gold-ZGNR Contacts	76
	5.3.3.2 Gold-AGNR Contacts	79
	5.4 Comparison of MATLAB Result with ATK Tools Simulation Result	84
6	CONCLUSION	
	6.1 Summary and Conclusion	86
	6.2 Recommendation for Future Works	87
	REFERENCES	88
	Appendices A-D	95

LIST OF TABLES

TABLE NO.	TITLE	PAGE
1.1	Modeling and Simulation Difficult Challenges	4
2.1	Previous studies on metal-graphene material interface	32
4.1	Work function of some elements	46
4.2	Comparison between the depletion region width model of GNR contacts and conventional n-type silicon	50
4.3	Comparison between the potential barrier model of GNR contacts and conventional n-type silicon	56
5.1	Summary of the obtained results from gold-AGNR contacts	83

LIST OF FIGURES

FIGURE NO.	TITLE	PAGE
1.1	Moore's Law graph	1
2.1	Q2D carriers	10
2.2	Q1D carriers	11
2.3	Graphene Structure	12
2.4	Number of publication on graphene in past 20 years	13
2.5	Energy band structure of graphene	15
2.6	a) Zigzag Graphene Nanoribbon b) Armchair Graphene Nanoribbon	17
2.7	Energy gap versus width for GNR	18
2.8	Energy Gap Versus Width using Tight Binding Calculation	20
2.9	Energy Gap Versus Width using First Principle Calculation	21
2.10	Edge Effects and Nearest Neighbour Interactions in AGNR	22
2.11	DOS of GNR	24
2.12	Width Variation for Carrier Concentration of GNR	26
2.13	Carriers move in opposite direction under equilibrium condition	27
2.14	Carriers move in one direction under the applied electric field	27
2.15	Temperature Variation for Carrier Velocity of GNR	28
2.16	CNT Schottky diode	29
2.17	(a) Single-walled CNT Schottky diode.	30

	(b) Aligned Arrays of Single-walled CNT Schottky diode	
2.18	Graphene-Silicon Schottky diode	31
3.1	Research FlowChart	38
3.2	Modeling FlowChart	41
4.1	(a) Energy-band diagram of metal and semiconducting AGNR before contact;	47
	(b) Energy-band diagram in thermal equilibrium after the contact	
4.2	Graph of Depletion Region Width versus Junction Electric Field	52
4.3	Graph of Depletion Region Width versus Junction Electric Field with different temperature values	54
4.4	Graph of Potential Barrier versus Depletion Region Width	57
4.5	Graph of Potential Barrier versus Depletion Region Width with different temperature values	58
4.6	Formation of image charge under the influence of applied electric field.	60
4.7	Graph of $\phi(\Delta\phi)$ against Applied Voltage of degenerate region and non-degenerate region	63
4.8	Graph of $\phi(\Delta\phi)$ against Applied Voltage.	65
	a) Degenerate region with different temperature values.	
	b) Non-degenerate region with different temperature values	
5.1	Schematic diagram of GNR Schottky diode.	68
	a) Side view of the GNR Schottky diode.	
	b) Top view of the GNR Schottky diode.	
5.2	Graph of Current versus Applied Voltage with different GNR's widths	73
5.3	Graph of Current versus Applied Voltage with the comparison study between presented model and	75

	extracted data from Chen's work	
5.4	a) Schematic diagram of metal-ZGNR contacts.	76
	b) Schematic diagram of metal-AGNR contacts.	
5.5	Graph of Current versus Bias Voltage using DFT method for gold-ZGNR contacts.	77
5.6	Transmission spectrum of gold-ZGNR contacts.	78
5.7	Graph of Current versus Bias Voltage using DFT method for gold-AGNR ($m=3p+1$) contacts.	80
5.8	Transmission spectrum of gold-AGNR ($m=3p+1$) contacts.	81
5.9	Graph of Current versus Bias Voltage using DFT method for gold-AGNR ($m=3p+2$) contacts.	81
5.10	Transmission spectrum of gold-AGNR ($m=3p+2$) contacts.	82
5.11	Comparison between the MATLAB I-V model and the I-V curve generated from ATK Tools Simulation.	84

LIST OF SYMBOLS

l	—	length of contact
w	—	width of GNR
n	—	number of dimer lines
m	—	integer
ξ	—	electric field
ξ_j	—	junction electric field
L	—	depletion region width
ϵ	—	permittivity of medium
ϵ_G	—	permittivity of GNR
Q	—	space charge volume density
$E-k$	—	Energy Dispersion
a_{cc}	—	Lattice Constant
t	—	Tight Bonding Energy
k	—	Wave Vector
β	—	Beta
p	—	Subband Index
E_{gap}	—	Energy Gap
E	—	Energy
n	—	Carrier Concentration
$f(E)$	—	Fermi Function
E_F	—	Fermi Level
k_B	—	Boltzmann's Constant
T	—	Temperature
\mathfrak{F}_i	—	Fermi Dirac Integral
h	—	Plank's Constant
p^*	—	Momentum of Carrier

q	–	Single Charge
η	–	normalized Fermi energy
k_e	–	Coulomb's constant
r	–	distance between the charges
ξ_{MAX}	–	maximum electric field across the junction
\mathfrak{F}_i	–	Fermi Dirac integral
V_{bi}	–	potential barrier
$\Delta\phi$	–	Schottky barrier lowering effect
x	–	position of the maximum barrier
ψ	–	potential
J	–	current density
J_{TE}	–	thermionic current density
J_{TN}	–	tunnelling current density
ϵ_o	–	Permittivity of Free Space
V_a	–	applied voltage
J_{sT}	–	reverse-saturation current density
A^*	–	effective Richardson constant for thermionic emission
V_{th}	–	Thermal Velocity
m^*	–	Effective Mass of Carrier
α	–	Fitting Parameter
V_i	–	intrinsic velocity
Θ	–	tunnelling probability
A	–	area of metal-GNR contact
I	–	current characteristic

LIST OF ABBREVIATIONS

FinFET	-	Fin-Field Effect-Transistor
MOSFET	-	Metal-Oxide-Semiconductor Field-Effect-Transistor
ITRS	-	International Technology Roadmap Semiconductor
CNT	-	Carbon Nanotube
GNR	-	Graphene Nanoribbon
I-V	-	Current versus Voltage
MATLAB	-	Matrix Laboratory
ATK	-	Atomistix Toolkit
ZGNR	-	Zigzag GNR
AGNR	-	Armchair GNR
DOS	-	Density of State
DFT	-	Density Functional Theory
WKB	-	Wentzel-Kramers-Brillouin

LIST OF APPENDICES

APPENDIX	TITLE	PAGE
A	MATLAB Files	
	i. Depletion Region Width versus Junction Electric Field	95
	ii. Potential Barrier versus Depletion Region Width	96
	iii. Schottky Barrier Lowering Effect versus Applied Voltage	97
	iv. Current versus Applied Voltage	98
B	Poisson Equation	100
C	Tunnelling Probability	101
D	Publication List	103

CHAPTER 1

INTRODUCTION

1.1 Background

The famous prediction known as Moore's Law states that the number of transistors in a die will be doubled every 18 months. This prediction was started of by Gordon Moore, one of the co-founders of Intel, in the year 1965 and his prediction is still true until today. It is the high demand of small sized, low power consumption and higher processing speed transistors that has prolonged the life of Moore's Law, and until now Moore's Law is still used as the guideline for transistor manufacturing. The Moore's Law graph is shown in Figure 1.1.




Figure 1.1: Moore's Law graph [1]

In order to fulfill Moore's Law, the size of the transistor needs to be scaled down drastically. However extreme scaling down of the size of the transistor will bring more harms than benefits. Further downsizing the transistor, especially the channel length, has a lot of limitations which severely affect the expected performance of the devices. The transistor is expected to reach its channel length limits before year 2020 [2]. Conventional methods of scaling the size of a transistor do not offer the best solution to further prolonging Moore's Law. Therefore, scientists have come out with two different solutions. One is to develop the transistor using a totally new structure, and another is to implement new materials to replace current silicon technology.

Today the idea of using new structure to build a transistor has been implemented in the semiconductor industry. The first new-structured-transistor used in the semiconductor industry was released by Intel in the year 2011, with the release of its Ivy Bridge (microarchitecture) processor based on tri-gate (3D) transistor, or commonly known as Fin-Field-Effect-Transistor (FinFet). Due to this major improvement on the development of the transistor, Moore's Law can be further prolonged for a few more years. However, this 3D structure transistor will reach its limit sooner or later. The last resort to continue prolonging Moore's Law is to depend on the second solution, which is using new materials to replace silicon.

The most promising material which many scientists believe can replace the current silicon technology is graphene [3]. This new material has a two-dimensional honeycomb lattice structure demonstrates very intriguing properties, such as high electron mobility at room temperature [4]. High electron mobility is desired in electronic device because high mobility is able to produce higher output. Currently, no graphene based device is being produced on an industrial scale but intense study on the material has been underway for many years. It is believed that the first graphene based device will be available within a decade.

To fully implement graphene based devices on an industrial scale, a prototype of the graphene based device needs to be built and tested many times. However building a device using new materials with many uncertainties is very expensive and time consuming. Due to these problems, modeling and simulation come in handy to study the characteristics of the graphene based device before it is fabricated and undergoes final testing.

Table 1.1 shows the modeling and simulation challenges of Metal-Oxide-Semiconductor Field-Effect-Transistor (MOSFET) for gate channel size around 14nm listed by International Technology Roadmap Semiconductor (ITRS). ITRS is a set of documents produced by a group of semiconductor industry experts from five leading chip manufacturing regions in the world. These experts are representative of the sponsoring organisations which include the Semiconductor Industry Associations of the US, Europe, Japan, South Korea and Taiwan. ITRS predicted that novel materials and devices will replace the CMOS technology before silicon based technology reach its limit in the year 2020.

Table 1.1: Modeling and Simulation Difficult Challenges [5]

MOSFET $L_{ch} \geq 14nm$	MOSFET $L_{ch} < 14nm$
1. Lithography simulation including EUV	1. Modeling of chemical, thermomechanical and electrical properties of new materials
2. Front-end process modelling for nanometer structures	2. Nano-scale modeling for Emerging Research Devices and interconnects including Emerging Research Materials
3. Integrated modeling of equipment, materials, feature scale processes and influences on devices and circuit performance and reliability, including random and systematic variability	3. Optoelectronics modeling
4. Nanoscale device simulation capability: Methods, models and algorithms	4. NGL simulation
5. Electrical-thermal-mechanical-modeling for interconnect and packaging	
6. Circuit element and system modelling for high frequency (up to 300GHz) applications	

1.2 Problem Statement

The introduction of graphene has led to intensive studies being conducted on graphene based transistors such as carbon nanotube (CNT) field-effect transistors or graphene nanoribbon (GNR) field-effect transistors. These graphene based transistors are believed to be the future of nanoelectronic devices and could replace the current silicon transistor technology [3]. However people tend to forget that the roots of the technology evolution toward a transistor are based in an understanding and

development of diode action. Thus it is important to study the behaviour of graphene based diodes first because the study of graphene based diodes can be the building block on which production of graphene based transistors will be developed.

Currently the graphene based diodes proposed by many researchers are carbon nanotube Schottky diodes [6] and graphene nanoribbon Schottky diodes [7]. The GNR Schottky diode is the focus of this research. The GNR Schottky diode is a Schottky diode that involves a metal-GNR contact. GNR is used for the semiconductor region of the GNR Schottky diode and the metal terminal for the GNR Schottky diode is usually high work function metal such as palladium or gold [8].

Due to the high mobility of graphene, the proposed GNR Schottky diode is said to have better performance in terms of its current characteristics. However GNR is a new material and many questions still remain unanswered, such as how it behaves when in contact with metal.

Many questions have arisen on the Schottky barrier properties, such as how the depletion region width and built-in potential barrier will behave in the metal-GNR contacts. Also how the Schottky barrier effects such as Schottky barrier lowering effect affects the performance of GNR Schottky diode when a voltage is applied across it. A further question is how the Schottky barrier properties affect the I-V characteristic of a GNR Schottky diode. Such questions are still left unanswered.

1.3 Research Objective

The focus of this research is to model the Schottky barrier properties and I-V characteristics of GNR based Schottky diode. The following are the objectives of this research:

1. Study and analyse the depletion region width, potential barrier and Schottky barrier lowering effect of metal-GNR contacts.
2. Model the I-V characteristic of GNR based Schottky barrier diode.
3. Evaluate the performance of GNR based Schottky diode by comparing the developed I-V model with experimental data.

1.4 Research Scope

In order to achieve the objectives mentioned in Section 1.3, the research is conducted based on the following scopes:

1. Model the depletion region width, potential barrier and lowering Schottky barrier effect of one-dimensional monolayer GNR based Schottky barrier.
2. Model the I-V characteristic of monolayer GNR based Schottky barrier.
3. Simulate the model developed using MATLAB software.
4. Validate the developed I-V model with Atomistix ToolKit (ATK) Tools Simulation.

1.5 Contributions

The Schottky barrier diode is a diode that is made up from metal-semiconductor contacts. Metal-semiconductor contacts are a fundamental physical parameter that exists in almost every semiconductor device. Currently most of the electronic devices in an integrated circuit are connected by means of metal-semiconductor contacts. Moreover, all integrated circuits communicate with the rest of the electrical system via metal-semiconductor contacts. Thus, research on graphene based Schottky diodes is very useful in the application of electronic components.

Currently, Schottky diodes are an electronic component that is widely used for radio frequency applications, as well as being used in power application as a rectifier. Additionally, Schottky diodes are used in a variety of applications, such as photodetector, solar cell, microwave mixer and various integrated circuits. They play an important role in various semiconductor applications.

The purpose of this research is to investigate the metal-semiconducting GNR contacts. By conducting this research, a better understanding of the behaviour of metal-semiconducting GNR is obtained. This is important because the quality of the metal-semiconducting GNR contacts plays an important role in the performance of various semiconductor devices and integrated circuits. Therefore this research can be the basic guideline for predicting the characteristics of metal-semiconducting GNRs.

1.6 Outline of Thesis

The research aims is to analyse the metal-semiconducting GNR contacts and develop the GNR Schottky diode model. There are 6 chapters in this thesis. The first chapter discusses on the background study, problem statement, objectives, scopes and contributions of the research. The literature review regarding the basic theory of graphene, GNR and Schottky diode was performed in Chapter 2. It provides the fundamental principle behind the research. Besides that, discussion on the previous studies regarding metal-graphene material interface was also presented in Chapter 2.

In Chapter 3, the research methodology, including the research activities, research flowchart and modeling flowchart were discussed. The software tools used to undergo the research were also reported in Chapter 3. The modeling of the fundamental parameters such as Schottky barrier properties of GNR contacts was demonstrated in Chapter 4. The modeling part in Chapter 4 includes the modeling of depletion region width, potential barrier and Schottky barrier lowering effect.

The current-voltage characteristics of the GNR Schottky diode as well as the performance evaluation were discussed in Chapter 5. In addition, the edge effect on the metal-GNR interface was also discussed in Chapter 5 by using the ATK Tools Simulation software. Finally Chapter 6 discusses the conclusion of the research and proposal for future work.

REFERENCES

- [1] NJTECHREVIEWS. (2011). *Moore's Law*. Available:
<http://njtechreviews.com/2011/09/04/moores-law/>
- [2] I. O'Connor, J. Liu, F. Gaffiot, F. Pregaldiny, C. Lallement, C. Maneux, *et al.*, "CNTFET Modeling and Reconfigurable Logic-Circuit Design," *Circuits and Systems I: Regular Papers, IEEE Transactions on*, vol. 54, pp. 2365-2379, 2007.
- [3] A. K. Geim and K. S. Novoselov, "The rise of graphene," *Nature Materials*, vol. 6, pp. 183-191, Mar 2007.
- [4] X. Wang, Y. Ouyang, X. Li, H. Wang, J. Guo, and H. Dai, "Room-Temperature All-Semiconducting Sub-10-nm Graphene Nanoribbon Field-Effect Transistors," *Physical Review Letters*, vol. 100, p. 206803, 2008.
- [5] (2012). *International Technology Roadmap for Semiconductors*. Available:
<http://www.itrs.net/>
- [6] P. Bai, E. Li, K. T. Lam, O. Kurniawan, and W. S. Koh, "Carbon nanotube Schottky diode: an atomic perspective," *Nanotechnology*, vol. 19, p. 115203, 2008.
- [7] A. Kargar and D. L. Wang, "Analytical modeling of graphene nanoribbon Schottky diodes," *Carbon Nanotubes, Graphene, and Associated Devices Iii*, vol. 7761, 2010.

- [8] F. Xia, V. Perebeinos, Y.-m. Lin, Y. Wu, and P. Avouris, "The origins and limits of metal-graphene junction resistance," *Nature Nanotechnology*, vol. 6, pp. 179-184, Mar 2011.
- [9] V. V. Mitin, D. I. Sementsov, and N. Z. Vagidov, *Quantum Mechanics for Nanostructures*: Cambridge University Press, 2010.
- [10] M. Lundstrom and J. Guo, *Nanoscale Transistors: Device Physics, Modeling and Simulation*: Springer, 2005.
- [11] C. K. Alexander and M. N. O. Sadiku, *Fundamentals of Electric Circuits*: McGraw-Hill Higher Education, 2009.
- [12] D. R. Greenberg and J. A. del Alamo, "Velocity saturation in the extrinsic device: a fundamental limit in HFET's," *Electron Devices, IEEE Transactions on*, vol. 41, pp. 1334-1339, 1994.
- [13] D. C. C. Yih, "Compact Modeling of Carbon Nanotube Field Effect Transistor and its Circuit Performance," Degree of Master Thesis Degree of Master Thesis, Universiti Teknologi Malaysia, 2011.
- [14] C. Lee, X. Wei, J. W. Kysar, and J. Hone, "Measurement of the Elastic Properties and Intrinsic Strength of Monolayer Graphene," *Science*, vol. 321, pp. 385-388, July 18, 2008 2008.
- [15] N. A. Amin, Z. Johari, M. T. Ahmadi, and R. Ismail, "Low-Field Mobility Model on Parabolic Band Energy of Graphene Nanoribbon," *Modern Physics Letters B*, vol. 25, pp. 281-290, Feb 2011.
- [16] J. Guo, Y. Yoon, and Y. Ouyang, "Gate electrostatics and quantum capacitance of graphene nanoribbons," *Nano Letters*, vol. 7, pp. 1935-1940, Jul 2007.

- [17] A. A. Balandin, S. Ghosh, W. Bao, I. Calizo, D. Teweldebrhan, F. Miao, *et al.*, "Superior Thermal Conductivity of Single-Layer Graphene," *Nano Letters*, vol. 8, pp. 902-907, 2008/03/01 2008.
- [18] V. Singh, D. Joung, L. Zhai, S. Das, S. I. Khondaker, and S. Seal, "Graphene based materials: Past, present and future," *Progress in Materials Science*, vol. 56, pp. 1178-1271, Oct 2011.
- [19] R. Saito, G. Dresselhaus, and M. S. Dresselhaus, *Physical Properties of Carbon Nanotube*: Imperial College Press, 1998.
- [20] P. Recher and B. Trauzettel, "A defect controls transport in graphene," *Physics*, vol. 4, p. 25, 2011.
- [21] D. A. Neamen, *Semiconductor Physics and Devices: Basic Principles*: McGraw-Hill Higher Education, pp. 320-366, 2012.
- [22] M. Y. Han, B. Ozyilmaz, Y. B. Zhang, and P. Kim, "Energy band-gap engineering of graphene nanoribbons," *Physical Review Letters*, vol. 98, p. 206805, May 18 2007.
- [23] K. Wakabayashi, Y. Takane, M. Yamamoto, and M. Sigrist, "Electronic transport properties of graphene nanoribbons," *New Journal of Physics*, vol. 11, p. 095016, Sep 30 2009.
- [24] W. K. Kiat, M. T. Ahmadi, and R. Ismail, "The Sub-Band Effect on the Graphene Nanoribbon Based Field-Effect Transistor," *Journal of Nanoelectronics and Optoelectronics*, vol. 7, pp. 361-365, Aug 2012.
- [25] H. X. Zheng, Z. F. Wang, T. Luo, Q. W. Shi, and J. Chen, "Analytical study of electronic structure in armchair graphene nanoribbons," *Physical Review B*, vol. 75, p. 165414, Apr 2007.

- [26] G. C. Liang, N. Neophytou, D. E. Nikonov, and M. S. Lundstrom, "Performance projections for ballistic graphene nanoribbon field-effect transistors," *IEEE Transactions on Electron Devices*, vol. 54, pp. 677-682, Apr 2007.
- [27] H. Hiura, "Tailoring graphite layers by scanning tunneling microscopy," *Applied Surface Science*, vol. 222, pp. 374-381, 1/30/ 2004.
- [28] C. Berger, Z. Song, X. Li, X. Wu, N. Brown, C. Naud, *et al.*, "Electronic Confinement and Coherence in Patterned Epitaxial Graphene," *Science*, vol. 312, pp. 1191-1196, May 26, 2006 2006.
- [29] E. N. H. Xian, "Modeling and Performance Evaluation of the Graphene Nanoribbon Field Effect Transistor," Degree of Bachelor Thesis, Universiti Teknologi Malaysia, 2010.
- [30] P. Zhao, M. Choudhury, K. Mohanram, and J. Guo, "Analytical Theory of Graphene Nanoribbon Transistors," presented at the Ieee International Workshop on Design and Test of Nano Devices, Circuits and Systems, Proceedings, Los Alamitos, 2008.
- [31] Y.-W. Son, M. L. Cohen, and S. G. Louie, "Energy Gaps in Graphene Nanoribbons," *Physical Review Letters*, vol. 97, p. 216803, 2006.
- [32] P. Zhao, M. Choudhury, K. Mohanram, and J. Guo, "Computational Model of Edge Effects in Graphene Nanoribbon Transistors," *Nano Research*, vol. 1, pp. 395-402, Nov 2008.
- [33] N. B. Redzuan, "Modeling the Subband Effects on Graphene Nanoribbon Field Effect Transistor Transport," Degree of Bachelor Thesis Degree of Bachelor Thesis, Universiti Teknologi Malaysia, 2011.

- [34] Z. Johari, M. T. Ahmadi, D. C. Y. Chek, N. A. Amin, and R. Ismail, "Modelling of Graphene Nanoribbon Fermi Energy," *Journal of Nanomaterials*, vol. 2010, pp. 1-6, 2010 2010.
- [35] M. T. Ahmadi, Z. Johari, N. A. Amin, A. H. Fallahpour, and R. Ismail, "Graphene Nanoribbon Conductance Model in Parabolic Band Structure," *Journal of Nanomaterials*, vol. 2010, pp. 1-4, 2010.
- [36] M. T. Ahmadi and R. Ismail, "Graphene Nanoribbon Fermi Energy Model in Parabolic Band Structure," in *Uksim-Amss First International Conference on Intelligent Systems, Modelling and Simulation*, Liverpool, United Kingdom, 2010, pp. 401-405.
- [37] R. F. Pierret, *Semiconductor Device Fundamentals*: ADDISON WESLEY Publishing Company Incorporated, pp. 477-522, 1996.
- [38] X. Ho, L. Ye, S. Rotkin, X. Xie, F. Du, S. Dunham, *et al.*, "Theoretical and experimental studies of Schottky diodes that use aligned arrays of single-walled carbon nanotubes," *Nano Research*, vol. 3, pp. 444-451, 2010/06/01 2010.
- [39] C.-C. Chen, M. Aykol, C.-C. Chang, A. F. J. Levi, and S. B. Cronin, "Graphene-Silicon Schottky Diodes," *Nano Letters*, vol. 11, pp. 1863-1867, May 2011.
- [40] P. Bai, K. T. Lam, E. Li, K. K.-f. Chang, and Ieee, *A comprehensive atomic study of Carbon nanotube Schottky diode using first principles approach*, 2007.
- [41] G. Ximeng, R. Qiushi, Z. Ming, Y. Zhiping, and H. S. P. Wong, "Modeling of schottky and ohmic contacts between metal and graphene nanoribbons using extended Hückel theory (EHT)-based NEGF method," in *Electron Devices Meeting, 2008. IEDM 2008. IEEE International*, 2008, pp. 1-4.

- [42] A. Venugopal, L. Colombo, and E. M. Vogel, "Contact resistance in few and multilayer graphene devices," *Applied Physics Letters*, vol. 96, Jan 4 2010.
- [43] K. Stokbro, M. Engelund, and A. Blom, "Atomic-scale model for the contact resistance of the nickel-graphene interface," *Physical Review B*, vol. 85, Apr 25 2012.
- [44] T. MathWorks. (2010). *About The MathWorks*. Available: <http://www.mathworks.com/company/aboutus/>
- [45] M. Sadiku, *Elements of Electromagnetics*: Oxford University Press, Incorporated, 2014.
- [46] M. A. Rahmani, M. T.; Kiani, Mohammad Javad; Ismail, Razali, "Monolayer graphene nanoribbon p-n junction," *Journal of Nanoengineering and Nanomanufacturing*, vol. 2, pp. 375-378, 2012.
- [47] S. M. Sze and K. K. Ng, *Physics of Semiconductor Devices*: Wiley, pp. 134-196, 2006.
- [48] Y. Li, C. Hongwei, Z. Qi, Z. Chunhua, and K. J. Chen, "Gate-Induced Schottky Barrier Lowering Effect in AlGa_N/Ga_N Metal-2DEG Tunnel Junction Field Effect Transistor," *Electron Device Letters, IEEE*, vol. 32, pp. 1221-1223, 2011.
- [49] S. S. Li, *Semiconductor Physical Electronics*: Springer, pp. 284-299, 2010.
- [50] G. B. Tobias Burnus, Daniel Wortmann, Yuriy Mokrousov, Stefan Blügel, Klaus Michael Indlekofer. (2012). *Electronic properties of graphene nanoribbons under gate electric fields*. Available: <http://arxiv.org/abs/1209.5280>

- [51] L. Hong, Y. Wen-Yan, K. Banerjee, and M. Jun-Fa, "Circuit Modeling and Performance Analysis of Multi-Walled Carbon Nanotube Interconnects," *Electron Devices, IEEE Transactions on*, vol. 55, pp. 1328-1337, 2008.
- [52] R. Murali, Y. Yang, K. Brenner, T. Beck, and J. D. Meindl, "Breakdown current density of graphene nanoribbons," *Applied Physics Letters*, vol. 94, 2009.